| 一种无乘法高性能9/7离散小波变换滤波器的硬件设计 |
| |
| 引用本文： | 马艳萍,王剑峰,刘云.一种无乘法高性能9/7离散小波变换滤波器的硬件设计[J].国际商务研究,2006,46(5):200-204. |
| |
| 作者姓名： | 马艳萍 王剑峰 刘云 |
| |
| 作者单位： | [1]鲁东大学计算机科学与技术学院,山东烟台264025 [2]青岛科技大学信息与自动化学院,山东青岛266042 |
| |
| 摘 要： | 提出了一种基于提升格式，高效、实时实现JPEG2000中9／7双正交离散小波变换虑波器的VLSI结构设计方法。该方法所设计的结构，在保证同样的精度下，大大减少了运算量，整体运算速度高，硬件花费少，存储需求低，硬件利用率达到100％。用Verilog HDL对系统进行了硬件描述，并选用Xilinx公司的xcv50e-cs144-8器件在ISE4．1环境下实现了综合。
|
| 关 键 词： | 离散小波变换 滤波器 提升格式 |
| 收稿时间： | 2005/10/28 0:00:00 |
| 修稿时间： | 2006/3/25 0:00:00 |
Hardware Design of a Multiplierless, High-Performance,9/7 DWT Filter |
| |
| MA Yan-ping,WANG Jian-feng,LIU Yun.Hardware Design of a Multiplierless, High-Performance,9/7 DWT Filter[J].International Business Research,2006,46(5):200-204. |
| |
| Authors: | MA Yan-ping WANG Jian-feng LIU Yun |
| |
| Institution: | 1. School of Computer Science and Technology, Ludong University, Yantai 264025, China; 2. Institute of Information and Automation,Qingdao University of Science and Technology, 266042,China |
| |
| Abstract: | A high-efficient,real-time VLSI architecture is proposed that can perform 9/7 biorthogonal discrete wavelet transform(DWT) in JPEG2000.By using this architecture,the numbers of computing are reduced enormously with the same precision,the whole computation speed is high with less hardware cost and the memory requirement is low,and it can achieve 100% hardware utilization.The algorithm is simulated initially by Matlab,and then is described and simulated by Verilog HDL.It is synthesized by xcv50e-cs144-8 under Xilinx''s ISE4.1. |
| |
| Keywords: | JPEG000 |
|
| 点击此处可从《国际商务研究》浏览原始摘要信息 |
| 点击此处可从《国际商务研究》下载免费的PDF全文 |
|
