首页 | 本学科首页   官方微博 | 高级检索  
     检索      

基于嵌入式平台的高速CCSDS帧处理设备设计
引用本文:张开禾,张永超.基于嵌入式平台的高速CCSDS帧处理设备设计[J].价值工程,2012,31(21):207-208.
作者姓名:张开禾  张永超
作者单位:中国电子科技集团公司第五十四研究所,石家庄,050081
摘    要:针对空间链路数据传输速率的提高,设计了一种基于嵌入式PowerPC和FPGA平台的高速、可配置的实时帧处理系统。主要描述了系统的硬件电路,采用了PowerPC作为主处理器进行控制与数据处理;采用FPGA作为外部输入输出接口,并进行CCSDS帧的解析处理。FPGA映射到PowerPC中EMIF一段地址空间,通过总线进行数据交互。FPGA设计采用VHDL语言描述,主要对帧同步机制、RS译码进行设计。PowerPC设计采用Vxworks系统,满足实时性要求。实践证明系统的高速性和高可靠性。

关 键 词:CCSDS  同步  存储发送  FPGA

Design of High-speed CCSDS Frame Solution Equipment Based on Embedded Instrument
ZHANG Kai-he , ZHANG Yong-chao.Design of High-speed CCSDS Frame Solution Equipment Based on Embedded Instrument[J].Value Engineering,2012,31(21):207-208.
Authors:ZHANG Kai-he  ZHANG Yong-chao
Institution:ZHANG Kai-he;ZHANG Yong-chao(The 54th Research Institute of CETC,Shijiazhuang 050081,China)
Abstract:Contraposing the increase of space data link transport speed,a high speed,configurable,real time frame solution system based on embedded PowerPC and FPGA is designed.The system’s hardware circuit which uses a PowerPC as a core which processes the data and control,and FPGA as mainly external I/O interface and CCSDS data processor is introduced.FPGA is mapped into a section of PowerPC memory space and they communicate each other by FMIF.The FPGA design is described by VHDL aimed to the mechanism of frame synchronization and RS decoder.PowerPC’s program is based Vxworks system,which can match the real time standard.High speed and reliability of this system are approved by practice.
Keywords:CCSDS  synchronization  save and forward  FPGA
本文献已被 CNKI 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号