首页 | 本学科首页   官方微博 | 高级检索  
     检索      

一种基于CORDIC算法的高速高精度数字鉴相器
引用本文:严平,汪学刚,钱璐.一种基于CORDIC算法的高速高精度数字鉴相器[J].国际商务研究,2008,48(4):76-79.
作者姓名:严平  汪学刚  钱璐
作者单位:电子科技大学电子工程学院 成都610054
摘    要:提出了一种基于CORDIC算法的高速、高精度数字鉴相器。该数字鉴相器根据正交解调原理测相,采用高速全流水线结构在FPGA上实现,利用CORDIC算法实现了数字下变频(DDC)和相角的计算。本方法不需要正交本振信号与参考信号严格同步,并且允许输入信号的频率与DDC的NCO频率存在一定频偏,便于工程实现。经时序仿真验证,系统工作时钟可达100 MHz,在30 dB的信噪比条件下,测相误差小于0.004 rad,样本标准差小于0.03 rad。

关 键 词:正交解调  数字鉴相器  CORDIC算法  频偏  流水线结构  FPGA
修稿时间:2007/11/16 0:00:00

A High-speed and High-accuracy Digital Phase Demodulator Based on CORDIC Algorithm
YAN Ping,WANG Xue-gang,QIAN Lu.A High-speed and High-accuracy Digital Phase Demodulator Based on CORDIC Algorithm[J].International Business Research,2008,48(4):76-79.
Authors:YAN Ping  WANG Xue-gang  QIAN Lu
Abstract:An improved structure of digital phase demodulator based on CORDIC algorithm is presented.Phase-shift is measured according to the principle of quadrature demodulation.Digital down convertion(DDC) and calculation of angle are realized by CORDIC algorithm.The local oscillation need not be synchronous with the reference signal,and the frequency of input signal is allowed to deviate from the frequency of NCO to a certain extent.Simulation with FPGA shows that phase-shift measurement is at high-speed and high-accuracy: it can work at 100MHz system clock,the error of phase demodulation is less than 0.004 rad,and the sample standard deviation is less than 0.03 rad when SNR is 30 dB.
Keywords:quadrature demodulation  digital phase demodulator  CORDIC algorithm  frequency deviation  pipline structure  FPGA
点击此处可从《国际商务研究》浏览原始摘要信息
点击此处可从《国际商务研究》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号