| 基于改进CORDIC算法的QDDS的FPGA实现及精度分析 |
| |
| 引用本文： | 鞠建波,别庆,杜爱国.基于改进CORDIC算法的QDDS的FPGA实现及精度分析[J].国际商务研究,2007,47(1):112-116. |
| |
| 作者姓名： | 鞠建波 别庆 杜爱国 |
| |
| 作者单位： | [1]海军航空工程学院电子信息工程系,山东烟台264001 [2]解放军91458部队军械处,海南三亚572021 |
| |
| 摘 要： | 分析了DDS原理、CORDIC原理及其一种改进方法,设计了基于改进CORDIC算法的流水线QDDS系统,在Altera公司的ACEX1K-EP1K50TC144-1芯片上予以实现,通过对数据的频谱分析验证了系统工作性能.系统输入频率控制字32位,输出幅度位数16位,最高工作频率83.33 MHz,频率转换时间440 ns,频率分辨率0.0196 Hz,杂散指标-114 dB.
|
| 关 键 词： | CORDIC算法 QDDS FPGA 流水线 |
| 收稿时间： | 2006/3/1 0:00:00 |
| 修稿时间： | 2006/6/5 0:00:00 |
FPGA Implementation and Accuracy Analysis of QDDS Based on Ameliorated CORDIC Algorithm |
| |
| JU Jian-bo,BIE Qing,DU Ai-guo.FPGA Implementation and Accuracy Analysis of QDDS Based on Ameliorated CORDIC Algorithm[J].International Business Research,2007,47(1):112-116. |
| |
| Authors: | JU Jian-bo BIE Qing DU Ai-guo |
| |
| Institution: | 1. Department of Electronic Engineering , Naval Avionic Engineering Institute, Yantai 264001 ,China; 2. Unit 91458 of PLA, Sanya 572021 ,China |
| |
| Abstract: | The principle of DDS, CORDIC and its amelioration are analyzed, the pipeline QDDS system based on the ameliorated CORDIC algorithm is designed, and is implemented on the ACEX1K- EP1K50TC144- 1 chip of the Altera company. The capability of the system is verified through the spectrum analysis of the data. The input frequency control word is 32bit, the output amplitude is 16bit, the highest operating frequency is 83.33 MHz, the time of the frequency conversion is 440 nanosecond, the frequency resolution is 0.0196Hz,the highest spurious is -ll4dB. |
| |
| Keywords: | CORDIC algorithm quadrature direct digital synthesis(QDDS) FPGA pipeline |
|
| 点击此处可从《国际商务研究》浏览原始摘要信息 |
| 点击此处可从《国际商务研究》下载免费的PDF全文 |
|
