首页 | 本学科首页   官方微博 | 高级检索  
     检索      

OFDM系统采样钟补偿算法及其FPGA实现
引用本文:吴炜,钱良,徐友云.OFDM系统采样钟补偿算法及其FPGA实现[J].国际商务研究,2007,47(4):32-36.
作者姓名:吴炜  钱良  徐友云
作者单位:上海交通大学无线通信研究所,上海200240
基金项目:国家高技术研究发展计划(863计划)
摘    要:利用数字内插滤波器完成全数字域采样钟同步已广泛应用于OFDM数字接收机中.文中利用两个Farrow结构的内插滤波器,同时提高工作时钟对过采样信号进行数字域内插,完成接收端和发送端之间的采样时钟的完全匹配,并且根据硬件器件的特性和算法结构,逐级进行模块变量定点处理.基于实测数据的分析表明,该FPGA数字域采样钟补偿算法不仅有稳定的性能,而且其模块化设计也有利于更高阶算法或多通道系统的实现.

关 键 词:OFDM系统  数字接收机  内插  采样钟同步  Farrow滤波器
收稿时间:2006/11/17 0:00:00
修稿时间:2007/3/10 0:00:00

Sampling Frequency Compensation Algorithm for OFDM Systems and its FPGA Implementation
WU Wei,QIAN Liang,XU You-yun.Sampling Frequency Compensation Algorithm for OFDM Systems and its FPGA Implementation[J].International Business Research,2007,47(4):32-36.
Authors:WU Wei  QIAN Liang  XU You-yun
Institution:Institute of Wireless Communication, Shanghai Jiaotong University ,Shanghai 200240, China
Abstract:Digital interpolation filter has been widely used in sampling frequency synchronization of all digital OFDM receivers. In this paper, two Farrow -structured filters are used to implement the digital interpolation of the oversampling signals with increased clock. The variables are clipped with consideration of the features of the chips and the algorithm structure. The analysis of the data based on real test shows that this sampling frequency offset compensation algorithm implemented in digital domain with FPGA has stable performance, and such modularized design can also be used in the implementation of higher order algorithms or muhichannel systems.
Keywords:OFDM system  digital receiver  interpolation  sampling frequency synchronization  Farrow filter
点击此处可从《国际商务研究》浏览原始摘要信息
点击此处可从《国际商务研究》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号